

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/871,596	(05/30/2001	Noriyuki Saruhashi	81754.0061	8586
26021	7590	10/19/2004		EXAMINER	
HOGAN & HARTSON L.L.P. 500 S. GRAND AVENUE SUITE 1900				TORRES, J	OSEPH D
				ART UNIT	PAPER NUMBER
LOS ANGE	LES, CA	90071-2611		2133	

DATE MAILED: 10/19/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
		09/871,596	SARUHASHI ET AL.			
Office Action Summary		Examiner	Art Unit			
		Joseph D. Torres	2133			
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address			
A SH THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply operiod for reply is specified above, the maximum statutory period vere to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be tim within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
·	This action is FINAL . 2b) This action is non-final.					
Dispositi	ion of Claims					
5)□ 6)⊠ 7)□	Claim(s) <u>1-3</u> is/are pending in the application. 4a) Of the above claim(s) is/are withdray Claim(s) is/are allowed. Claim(s) <u>1-3</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or					
Applicati	on Papers					
10)⊠	The specification is objected to by the Examine The drawing(s) filed on 30 May 2001 is/are: a)[Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	☑ accepted or b)☐ objected to be drawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
Priority ι	ınder 35 U.S.C. § 119					
12)⊠ a)l	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau See the attached detailed Office action for a list of	s have been received. s have been received in Application ity documents have been receive I (PCT Rule 17.2(a)).	on No ed in this National Stage			
Attachmen		<u>·</u>				
2)	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:				

DETAILED ACTION

Claim Objections

1. In view of the Amendment filed 30 July 2004, all objections to the claims are withdrawn.

Claim Rejections - 35 USC § 112

2. In view of the Amendment filed 30 July 2004, all previous 35 USC § 112 rejections to the claims are withdrawn.

Response to Arguments

3. Applicant's arguments filed 27 September 2004 have been fully considered but they are not persuasive.

The Applicant contends, "the cited reference does not teach nor suggest the limitation of said first port is connected to a second port that is one of said plurality of ports through an external bus, and the second port is connected to said physical layer logic circuit as described in the claims of the present invention". More specifically, claim 1 recites, "a plurality of ports to be connected to said physical layer logic circuit are provided beforehand in said physical layer device; in testing, test link layer circuit is connected to said physical layer logic circuit through said link layer interface, and test physical layer logic circuit is connected to a first port that is one of said plurality of ports, and said first

Application/Control Number: 09/871,596

Art Unit: 2133

port is connected to a second port that is one of said plurality of ports through an external bus, and the second port is connected to said physical layer logic circuit". The Examiner asserts that Shinozuka teaches test circuitry 40 of Figure 1 of Shinozuka to be incorporated into the Serial Bus Experimental Apparatus 2_n of Figure 6. Shinozuka teaches a plurality of ports, 1₁, 1₂,...1_{n-1} in Figure 6 of Shinozuka to be connected to physical layer logic circuit 4n are provided beforehand in physical layer device Serial Bus Experimental Apparatus 2n; in testing, test link layer circuit Controller 3_n (col. 2, lines 19-23 in Shinozuka teaches Controller 3_n is used for bus testing at the link layer during bus testing, hence Controller 3_n is a test link layer circuit) is connected to physical layer logic circuit 4_n through said link layer interface 5_n, and test physical layer logic circuit 40 in Figure 1 of Shinozuka is connected to a first port 1_{n-1} (via physical layer logic circuit 4_n) that is one of said plurality of ports 1_1 , 1_2 ,... 1_{n-1} , and said first port 1_{n-1} is connected to a second port 1_{n-2} that is one of said plurality of ports 1_1 , 1₂,...1_{n-1} through an external high performance serial bus 1 in Figure 6 of Shinozuka, and the second port 1_{n-2} is connected to said physical layer logic circuit 4_n via said first port 1_{n-1} .

The Examiner disagrees with the applicant and maintains all rejections of amended claims 1-3. All amendments and arguments by the applicant have been considered. It is the Examiner's conclusion that amended claims 1-3 are not patentably distinct or non-obvious over the prior art of record in view of the reference, Shinozuka, Satoshi (US

Application/Control Number: 09/871,596

Art Unit: 2133

6560200 B1) as applied in the last office action, Paper No. 9 (filed 03 March 2004). Therefore, the rejection is maintained.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 4. Claims 1-3 are rejected under 35 U.S.C. 102(e) as being anticipated by Shinozuka, Satoshi (US 6560200 B1).

See Paper No. 9 (filed 03 March 2004) for detailed action of prior rejections.

Conclusion

5. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

Art Unit: 2133

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph D. Torres whose telephone number is (703) 308-7066. The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on (703) 305-9595. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business

Center (EBC) at 866-217-9197 (toll-free).

Joseph D. Torres, PhD

GUY J. LAMARRE PRIMARY EXAMINER